XC3S200AN-4FT256I Tech Specifications

Xilinx  XC3S200AN-4FT256I technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Factory Lead Time 10 Weeks
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 256-LBGA
Number of Pins 256Pins
Number of I/Os 195I/Os
Operating Temperature -40°C~100°C TJ
Packaging Tray
Series Spartan®-3AN
Published 2008
JESD-609 Code e0
Pbfree Code no
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 256Terminations
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn63Pb37)
Voltage - Supply 1.14V~1.26V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 240
Supply Voltage 1.2V
Terminal Pitch 1mm
Reach Compliance Code not_compliant
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number XC3S200AN
Pin Count 256
Number of Outputs 160Outputs
Qualification Status Not Qualified
Operating Supply Voltage 1.2V
Power Supplies 1.21.2/3.33.3V
RAM Size 36kB
Clock Frequency 667MHz
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 4032Logic Elements/Cells
Total RAM Bits 294912
Number of Gates 200000Gates
Number of LABs/CLBs 448LABs/CLBs
Speed Grade 4
Combinatorial Delay of a CLB-Max 0.71 ns
Number of CLBs 448CLBs
Length 17mm
Height Seated (Max) 1.55mm
Width 17mm
RoHS Status Non-RoHS Compliant
View Similar

XC3S200AN-4FT256I Documents

Download datasheets and manufacturer documentation for   XC3S200AN-4FT256I

XC3S200AN-4FT256I brand manufacturers: Xilinx Inc., Twicea stock, XC3S200AN-4FT256I reference price.Xilinx Inc.. XC3S200AN-4FT256I parameters, XC3S200AN-4FT256I Datasheet PDF and pin diagram description download.You can use the XC3S200AN-4FT256I Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find XC3S200AN-4FT256I pin diagram and circuit diagram and usage method of function,XC3S200AN-4FT256I electronics tutorials.You can download from the Twicea.