XC2S50-5PQG208I Tech Specifications

Xilinx  XC2S50-5PQG208I technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Factory Lead Time 10 Weeks
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 208-BFQFP
Number of Pins 208Pins
Number of I/Os 140I/Os
Operating Temperature -40°C~100°C TJ
Packaging Tray
Series Spartan®-II
Published 2008
JESD-609 Code e3
Pbfree Code yes
Part Status Active
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 208Terminations
ECCN Code EAR99
Terminal Finish Matte Tin (Sn)
Voltage - Supply 2.375V~2.625V
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 245
Supply Voltage 2.5V
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 208
Number of Outputs 176Outputs
Qualification Status Not Qualified
Operating Supply Voltage 2.5V
RAM Size 4kB
Clock Frequency 263MHz
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 1728Logic Elements/Cells
Total RAM Bits 32768
Number of Gates 50000Gates
Number of LABs/CLBs 384LABs/CLBs
Speed Grade 5
Combinatorial Delay of a CLB-Max 0.7 ns
Number of CLBs 384CLBs
Length 28mm
Height Seated (Max) 4.1mm
Width 28mm
RoHS Status ROHS3 Compliant
View Similar

XC2S50-5PQG208I Documents

Download datasheets and manufacturer documentation for   XC2S50-5PQG208I

XC2S50-5PQG208I brand manufacturers: Xilinx Inc., Twicea stock, XC2S50-5PQG208I reference price.Xilinx Inc.. XC2S50-5PQG208I parameters, XC2S50-5PQG208I Datasheet PDF and pin diagram description download.You can use the XC2S50-5PQG208I Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find XC2S50-5PQG208I pin diagram and circuit diagram and usage method of function,XC2S50-5PQG208I electronics tutorials.You can download from the Twicea.