MC100E195FNR2G Tech Specifications

ON Semiconductor  MC100E195FNR2G technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Factory Lead Time 25 Weeks
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 28-LCC (J-Lead)
Number of Pins 28Pins
Operating Temperature 0°C~85°C
Packaging Tape & Reel (TR)
Series 100E
Published 2006
JESD-609 Code e3
Pbfree Code yes
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 28Terminations
Terminal Finish Tin (Sn)
Additional Feature NECL MODE: VCC = 0V WITH VEE = -4.2V TO -5.7V
Voltage - Supply 4.2V~5.7V
Terminal Position QUAD
Terminal Form J BEND
Peak Reflow Temperature (Cel) 260
Supply Voltage 5V
Depth 11.58mm
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number MC100E195
Function Programmable
Supply Voltage-Max (Vsup) 5.7V
Power Supplies -5.2V
Supply Voltage-Min (Vsup) 4.2V
Output Characteristics OPEN-EMITTER
Halogen Free Halogen Free
Output Polarity COMPLEMENTARY
Logic IC Type ACTIVE DELAY LINE
Prop. Delay@Nom-Sup 4.72 ns
Number of Taps/Steps 128Taps/Steps
Number of Independent Delays 1Independent Delay
Delay to 1st Tap 1.39ns
Programmable Delay Line YES
Available Total Delays 1.39ns ~ 3.63ns
Total Delay-Nom (td) 3.63 ns
Tap Increment 20ps
Length 11.58mm
Height Seated (Max) 4.57mm
Radiation Hardening No
RoHS Status RoHS Compliant
Lead Free Lead Free
View Similar

MC100E195FNR2G Documents

Download datasheets and manufacturer documentation for   MC100E195FNR2G

MC100E195FNR2G brand manufacturers: ON Semiconductor, Twicea stock, MC100E195FNR2G reference price.ON Semiconductor. MC100E195FNR2G parameters, MC100E195FNR2G Datasheet PDF and pin diagram description download.You can use the MC100E195FNR2G Clock/Timing - Delay Lines, DSP Datesheet PDF, find MC100E195FNR2G pin diagram and circuit diagram and usage method of function,MC100E195FNR2G electronics tutorials.You can download from the Twicea.