74LV541PW,118 Tech Specifications

NXP  74LV541PW,118 technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Mounting Type Surface Mount
Package / Case 20-TSSOP (0.173, 4.40mm Width)
Surface Mount YES
Number of Elements 1 Element
Operating Temperature -40°C~125°C TA
Packaging Tape & Reel (TR)
Series 74LV
Published 2009
JESD-609 Code e4
Part Status Obsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 20Terminations
Terminal Finish NICKEL PALLADIUM GOLD
Additional Feature WITH DUAL OUTPUT ENABLE
Packing Method TAPE AND REEL
Voltage - Supply 1V~3.6V
Terminal Position DUAL
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 1Function
Supply Voltage 3.3V
Terminal Pitch 0.65mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number 74LV541
Pin Count 20
JESD-30 Code R-PDSO-G20
Qualification Status Not Qualified
Output Type 3-State
Supply Voltage-Max (Vsup) 3.6V
Power Supplies 3.3V
Supply Voltage-Min (Vsup) 1V
Load Capacitance 50pF
Number of Ports 2Ports
Family LV/LV-A/LVX/H
Logic Type Buffer, Non-Inverting
Output Polarity TRUE
Number of Bits per Element 8Bits per Elements
Prop. Delay@Nom-Sup 27 ns
Propagation Delay (tpd) 46 ns
Control Type ENABLE LOW
Length 6.5mm
Width 4.4mm
RoHS Status ROHS3 Compliant
View Similar

74LV541PW,118 Documents

Download datasheets and manufacturer documentation for   74LV541PW,118

74LV541PW,118 brand manufacturers: NXP USA Inc., Twicea stock, 74LV541PW,118 reference price.NXP USA Inc.. 74LV541PW,118 parameters, 74LV541PW,118 Datasheet PDF and pin diagram description download.You can use the 74LV541PW,118 Logic - Buffers, Drivers, Receivers, Transceivers, DSP Datesheet PDF, find 74LV541PW,118 pin diagram and circuit diagram and usage method of function,74LV541PW,118 electronics tutorials.You can download from the Twicea.