ISPPAC-CLK5520V-01TN100C Tech Specifications

Lattice Semiconductor  ISPPAC-CLK5520V-01TN100C technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Mounting Type Surface Mount
Package / Case 100-LQFP
Surface Mount YES
Frequency(Max) 320MHz
Operating Temperature 0°C~70°C
Packaging Tray
Series ispClock™
Published 2000
JESD-609 Code e3
Pbfree Code yes
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 100Terminations
ECCN Code EAR99
Terminal Finish Matte Tin (Sn)
Voltage - Supply 3V~3.6V
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 260
Number of Functions 1Function
Supply Voltage 3.3V
Terminal Pitch 0.5mm
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number ISPPAC-CLK5520
Output HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL
Pin Count 100
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 3.6V
Supply Voltage-Min (Vsup) 3V
Number of Circuits 1Circuit
Family 5500
Input HSTL, LVCMOS, LVDS, LVPECL, LVTTL, SSTL
Ratio - Input:Output 2:20
Logic IC Type PLL BASED CLOCK DRIVER
PLL Yes with Bypass
Differential - Input:Output Yes/Yes
Divider/Multiplier Yes/No
fmax-Min 320 MHz
Same Edge Skew-Max (tskwd) 0.05 ns
RoHS Status RoHS Compliant
View Similar

ISPPAC-CLK5520V-01TN100C Documents

Download datasheets and manufacturer documentation for   ISPPAC-CLK5520V-01TN100C

ISPPAC-CLK5520V-01TN100C brand manufacturers: Lattice Semiconductor Corporation, Twicea stock, ISPPAC-CLK5520V-01TN100C reference price.Lattice Semiconductor Corporation. ISPPAC-CLK5520V-01TN100C parameters, ISPPAC-CLK5520V-01TN100C Datasheet PDF and pin diagram description download.You can use the ISPPAC-CLK5520V-01TN100C Clock/Timing - Clock Generators, PLLs, Frequency Synthesizers, DSP Datesheet PDF, find ISPPAC-CLK5520V-01TN100C pin diagram and circuit diagram and usage method of function,ISPPAC-CLK5520V-01TN100C electronics tutorials.You can download from the Twicea.