- All Products
- Development Boards, Kits, Programmers
- Evaluation and Demonstration Boards and Kits
- GAL6002B15LP
In Stock Min. : 1
Mult. : 1
Not available to buy on line? Want the lower wholesale price? Please
sendRFQ, we will
respond immediately
GAL6002B15LP Tech Specifications
Lattice Semiconductor GAL6002B15LP technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.
| Surface Mount | NO | |
| Number of Terminals | 24Terminals | |
| Number of Macrocells | 38Macrocells | |
| RoHS | Non-Compliant | |
| Package Description | PLASTIC, DIP-24 | |
| Package Style | IN-LINE | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Equivalence Code | DIP24,.3 | |
| Supply Voltage-Nom | 5 V | |
| Supply Voltage-Min | 4.75 V | |
| Operating Temperature-Max | 75 °C | |
| Rohs Code | No | |
| Manufacturer Part Number | GAL6002B-15LP | |
| Clock Frequency-Max | 43.4 MHz | |
| Package Code | DIP | |
| Package Shape | RECTANGULAR | |
| Manufacturer | Lattice Semiconductor Corporation | |
| Part Life Cycle Code | Obsolete | |
| Number of I/O Lines | 10I/O Lines | |
| Ihs Manufacturer | LATTICE SEMICONDUCTOR CORP | |
| Supply Voltage-Max | 5.25 V | |
| Risk Rank | 8.71 | |
| Part Package Code | DIP | |
| JESD-609 Code | e0 | |
| ECCN Code | EAR99 | |
| Terminal Finish | Tin/Lead (Sn85Pb15) | |
| Max Operating Temperature | 75 °C | |
| Min Operating Temperature | 0 °C | |
| Additional Feature | REGISTER PRELOAD; POWER-UP RESET | |
| HTS Code | 8542.39.00.01 | |
| Subcategory | Programmable Logic Devices | |
| Technology | CMOS | |
| Terminal Position | DUAL | |
| Terminal Form | THROUGH-HOLE | |
| Terminal Pitch | 2.54 mm | |
| Reach Compliance Code | not_compliant | |
| Pin Count | 24 | |
| JESD-30 Code | R-PDIP-T24 | |
| Number of Outputs | 10Outputs | |
| Qualification Status | Not Qualified | |
| Power Supplies | 5 V | |
| Temperature Grade | COMMERCIAL EXTENDED | |
| Max Supply Voltage | 5.25 V | |
| Min Supply Voltage | 4.75 V | |
| Nominal Supply Current | 135 mA | |
| Propagation Delay | 15 ns | |
| Architecture | PLS-TYPE | |
| Number of Inputs | 20Inputs | |
| Organization | 10 DEDICATED INPUTS, 10 I/O | |
| Seated Height-Max | 4.57 mm | |
| Programmable Logic Type | EE PLD | |
| Max Frequency | 75 MHz | |
| Output Function | MACROCELL | |
| Number of Dedicated Inputs | 10Dedicated Inputs | |
| Number of Product Terms | 75Product Terms | |
| Width | 7.62 mm | |
| Length | 31.855 mm |
Index :
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ



