EP20K100EFC324-3 Tech Specifications

Intel  EP20K100EFC324-3 technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Surface Mount YES
Package / Case 324-BGA
Mounting Type Surface Mount
Number of I/Os 246I/Os
Series APEX-20KE®
Packaging Tray
Operating Temperature 0°C~85°C TJ
JESD-609 Code e0
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 324Terminations
ECCN Code 3A991
Terminal Finish Tin/Lead (Sn/Pb)
HTS Code 8542.39.00.01
Voltage - Supply 1.71V~1.89V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 220
Supply Voltage 1.8V
Terminal Pitch 1mm
Time@Peak Reflow Temperature-Max (s) 30
Base Part Number EP20K100
JESD-30 Code S-PBGA-B324
Number of Outputs 238Outputs
Qualification Status Not Qualified
Power Supplies 1.81.8/3.3V
Clock Frequency 160MHz
Propagation Delay 2.2 ns
Number of Inputs 238Inputs
Programmable Logic Type LOADABLE PLD
Number of Logic Elements/Cells 4160Logic Elements/Cells
Total RAM Bits 53248
Number of Gates 263000Gates
Number of LABs/CLBs 416LABs/CLBs
Output Function MACROCELL
Number of Dedicated Inputs 4Dedicated Inputs
Height Seated (Max) 3.5mm
Width 19mm
Length 19mm
RoHS Status Non-RoHS Compliant
View Similar

EP20K100EFC324-3 Documents

Download datasheets and manufacturer documentation for   EP20K100EFC324-3

EP20K100EFC324-3 brand manufacturers: Intel, Twicea stock, EP20K100EFC324-3 reference price.Intel. EP20K100EFC324-3 parameters, EP20K100EFC324-3 Datasheet PDF and pin diagram description download.You can use the EP20K100EFC324-3 Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find EP20K100EFC324-3 pin diagram and circuit diagram and usage method of function,EP20K100EFC324-3 electronics tutorials.You can download from the Twicea.