EP1S10F484C6N Tech Specifications

Intel  EP1S10F484C6N technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Mounting Type Surface Mount
Package / Case 484-BBGA, FCBGA
Surface Mount YES
Number of I/Os 335I/Os
Operating Temperature 0°C~85°C TJ
Packaging Tray
Series Stratix®
JESD-609 Code e1
Part Status Obsolete
Moisture Sensitivity Level (MSL) 3 (168 Hours)
Number of Terminations 484Terminations
ECCN Code 3A991
Terminal Finish Tin/Silver/Copper (Sn/Ag/Cu)
HTS Code 8542.39.00.01
Voltage - Supply 1.425V~1.575V
Terminal Position BOTTOM
Terminal Form BALL
Peak Reflow Temperature (Cel) 260
Supply Voltage 1.5V
Terminal Pitch 1mm
Reach Compliance Code compliant
Time@Peak Reflow Temperature-Max (s) 40
Base Part Number EP1S10
JESD-30 Code S-PBGA-B484
Number of Outputs 426Outputs
Qualification Status Not Qualified
Power Supplies 1.51.5/3.3V
Number of Inputs 426Inputs
Organization 1200 CLBS
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 10570Logic Elements/Cells
Total RAM Bits 920448
Number of LABs/CLBs 1057LABs/CLBs
Number of CLBs 1200CLBs
Length 23mm
Height Seated (Max) 3.5mm
Width 23mm
RoHS Status RoHS Compliant
View Similar

EP1S10F484C6N Documents

Download datasheets and manufacturer documentation for   EP1S10F484C6N

EP1S10F484C6N brand manufacturers: Intel, Twicea stock, EP1S10F484C6N reference price.Intel. EP1S10F484C6N parameters, EP1S10F484C6N Datasheet PDF and pin diagram description download.You can use the EP1S10F484C6N Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find EP1S10F484C6N pin diagram and circuit diagram and usage method of function,EP1S10F484C6N electronics tutorials.You can download from the Twicea.