54FCT240TLB Tech Specifications

IDT  54FCT240TLB technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Factory Lead Time 10 Weeks
Contact Plating Lead, Tin
Mount Surface Mount
Package / Case LCC
Number of Pins 20Pins
Number of Elements 2 Elements
Published 2009
JESD-609 Code e0
Pbfree Code no
Part Status Active
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Number of Terminations 20Terminations
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn/Pb)
Max Operating Temperature 125°C
Min Operating Temperature -55°C
Terminal Position QUAD
Terminal Form NO LEAD
Peak Reflow Temperature (Cel) 240
Number of Functions 2Functions
Supply Voltage 5V
Reach Compliance Code not_compliant
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count 20
Number of Outputs 8Outputs
Qualification Status Not Qualified
Operating Supply Voltage 5V
Polarity Inverting
Power Supplies 5V
Temperature Grade MILITARY
Max Supply Voltage 5.5V
Min Supply Voltage 4.5V
Load Capacitance 50pF
Number of Ports 2Ports
Propagation Delay 10.5 ns
Quiescent Current 1μA
Family FCT
Logic Function Buffer, Inverting
Output Characteristics 3-STATE
Logic IC Type BUS DRIVER
Number of Bits per Element 4Bits per Elements
Prop. Delay@Nom-Sup 9 ns
High Level Output Current -12mA
Low Level Output Current 12mA
Control Type ENABLE LOW
Length 8.9mm
Width 8.9mm
Thickness 1.52mm
RoHS Status Non-RoHS Compliant
Lead Free Contains Lead
View Similar

54FCT240TLB Documents

Download datasheets and manufacturer documentation for   54FCT240TLB

54FCT240TLB brand manufacturers: Integrated Device Technology (IDT) , Twicea stock, 54FCT240TLB reference price.Integrated Device Technology (IDT) . 54FCT240TLB parameters, 54FCT240TLB Datasheet PDF and pin diagram description download.You can use the 54FCT240TLB Logic - Buffers, Drivers, Receivers, Transceivers, DSP Datesheet PDF, find 54FCT240TLB pin diagram and circuit diagram and usage method of function,54FCT240TLB electronics tutorials.You can download from the Twicea.