AT40K40LV-3EQC Tech Specifications

Atmel  AT40K40LV-3EQC technical specifications, attributes, parameters and parts with similar specifications to Silicon Labs SI1084-A-GM.

Mount Surface Mount
Package / Case LCC
Number of I/Os 64I/Os
JESD-609 Code e0
Number of Terminations 240Terminations
Terminal Finish Tin/Lead (Sn/Pb)
Max Operating Temperature 70°C
Min Operating Temperature 0°C
Additional Feature MAXIMUM USABLE GATES 50000
HTS Code 8542.39.00.01
Terminal Position QUAD
Terminal Form GULL WING
Peak Reflow Temperature (Cel) 225
Supply Voltage 3.3V
Terminal Pitch 0.5mm
Time@Peak Reflow Temperature-Max (s) 30
Pin Count 240
JESD-30 Code S-PQFP-G240
Number of Outputs 384Outputs
Qualification Status Not Qualified
Supply Voltage-Max (Vsup) 3.6V
Power Supplies 5V
Temperature Grade COMMERCIAL
Supply Voltage-Min (Vsup) 3V
Number of Inputs 384Inputs
Organization 2304 CLBS, 40000 GATES
Programmable Logic Type FIELD PROGRAMMABLE GATE ARRAY
Number of Logic Elements/Cells 1024Logic Elements/Cells
Number of Gates 6000Gates
Combinatorial Delay of a CLB-Max 3.4 ns
Number of CLBs 2304CLBs
Number of Logic Cells 2304Logic Cells
Number of Equivalent Gates 40000Equivalent Gates
Length 32mm
Height Seated (Max) 3.97mm
Width 32mm
RoHS Status RoHS Compliant
Lead Free Contains Lead
View Similar

AT40K40LV-3EQC Documents

Download datasheets and manufacturer documentation for   AT40K40LV-3EQC

AT40K40LV-3EQC brand manufacturers: Atmel (Microchip Technology), Twicea stock, AT40K40LV-3EQC reference price.Atmel (Microchip Technology). AT40K40LV-3EQC parameters, AT40K40LV-3EQC Datasheet PDF and pin diagram description download.You can use the AT40K40LV-3EQC Embedded - FPGAs (Field Programmable Gate Array), DSP Datesheet PDF, find AT40K40LV-3EQC pin diagram and circuit diagram and usage method of function,AT40K40LV-3EQC electronics tutorials.You can download from the Twicea.